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COMMUNICATIONS
TRANSFER LOGIC GATES WITH ELECTRICAL AND
OPTICAL INPUTS FOR LARGE AREA ELECTRONICS
Zsolt J. Horva´th
∗
A new type of transfer logic gates with both electrical and/or optical inputs and electrical outputs are proposed, which
can be prepared by thin film technology. The possible realization of different logic functions and non-volatile memory logic
arrays are demonstrated. The possible application fields are briefly discussed.
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1 INTRODUCTION
Nowadays signal and information processing are per-
formed mainly with logic integrated circuits (ICs), analog
ICs are applied mainly for sensors, actuators, power elec-
tronics and special purposes. On the other hand, optical
data transmission and processing take wider and wider
part in information technology. So, the possibility of com-
bination of electrical and optical signals inside an elec-
tronic device or circuit can provide a great advantage.
The research of organic logic devices and arrays is an
intensely developing field either. Not only device struc-
tures and discrete devices are widely studied [1, 2], but
logic arrays are developed either [3, 4].
In this paper a new type of logic gates with both elec-
trical and/or optical inputs and electrical outputs is pro-
posed for possible application in large area thin film and
organic electronics. The basic element of the proposed
gates is a transfer gate. Using such gates logic arrays for
different logic functions can be constructed with paral-
lel electrical and optical inputs and non-volatile memory
arrays can be built as well.
2 DEVICE STRUCTURE
The proposed logic gates and circuits are based on
a semiconductor active layer with high resistivity grown
on an isulating or semiinsulating substrate. The active
layer can act as a conductive channel between source
and drain electrodes, similarly to thin film transistors or
photoresistors, as shown in Fig. 1.
The active layer is covered by an insulator layer, which
is transparent for input optical signals (light beams). Free
charge carriers are generated in conductive channels by
the optical signals with appropriate photon energy. The
spots of adjacent light beams overlap and beam spots
form a geometrical band, which determine the width of
the conductive channel. But the second adjacent spots are
far from each other, more far, than the diffusion length
of the generated charge carriers.
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Fig. 1. The structure of proposed devices: (a) — schematic cross-
section, (b) — topology of a transfer gate with 4 optical and 2
electrical inputs
Metal gates, which are electrically conductive and
transparent or semitrasparent for optical signals, are
formed on the top of the upper insulator layer. Gates
overlap the whole width of the conductive channel of the
device. (If the substrate is transparent for optical sig-
nals, they can be introduced from bottom side. In this
case gates should not be transparent for light.) Conduc-
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Fig. 2. Transfer AND gate with two op-
tical inputs
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Fig. 3. Transfer OR gate with two optical
inputs
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Fig. 4. Transfer AND gate with one op-
tical and one electrical inputs
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Fig. 5. The realization of inverter re-
quires the formation of a load resistor RL .
VH and VL are the High and Low logic
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Fig. 6. Transfer gate with one optical
input and two electrical outputs
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Fig. 7. Another possible topology of a
transfer gate with one optical input and
two electrical outputs
tive channels can be closed under the gates by an ap-
propriate voltage value applied to a gate. So, gates are
input ports for electrical signals. In principle, the device
can be formed on a Metal-Semiconductor (MS) struc-
ture without an upper insulator layer as well instead
of a Metal-Insulator-Semiconductor (MIS) structure de-
scribed above. In this case Schottky gates can be used for
electical inputs.
Another possibility is to form electrical gates below
the conductive channel on the back side of substrate. In
this case gates should not be transparent optically either.
The channel is conductive between source and drain
only, if all optical signals are switched on and such a
potential is applied to all electrical gates, which does not
close the channel. Different logic gates can be constructed
with both electrical and/or optical inputs and electrical
outputs. It should be underlined that the output signal is
always electrical.
If the top insulator (mono- or multi)layer can store
electrical charge (Si3N4 , Al2O3 , SiO2/Si3N4 , etc), the
channel can be closed by the appropriate charge amount
stored in the top insulator layer. This charge can be in-
jected into the top insulator layer by voltage pulses ap-
plied to one or more gates. The charge can be erased by
voltage pulses of opposite sign and the channel will be
conductive again under light radiation. As the injected
charge can be stored for a long time, non-volatile memo-
ries can be constructed, which can be programmed elec-
trically and read optically with electrical output signal.
Further on, logic functions can be realized as well by these
non-volatile memory devices.
3 LOGIC GATES AND ARRAYS
Different logic gates and arrays can be realized by us-
ing the proposed device idea and structure. A few exam-
ples are presented below, but the number of possible logic
arrays built up on the basis of the proposed structure is
much higher.
The structure presented in Fig. 1 is a transfer AND
gate, which realizes the logic function Vout = O1 ∗ O2 ∗
O3 ∗ O4 ∗ E1 ∗ E2 ∗ Vin where O1 , O2 , O3 , and O4 are
the optical input signals, and E1 and E2 are the inverted
electrical signals. For non-inverted electrical signals that
potential is considered, which closes the channel.
In the case of two optical inputs two simple logic
functions can be realized: transfer AND gate Vout =
O1 ∗ O2 ∗ Vin (see Fig. 2) and transfer OR gate Vout =
(O1 +O2) ∗Vin (Fig. 3).
In the case of one optical and one electrical inputs
transfer NAND gate, ie, Vout = O1 ∗ E1 ∗ Vin logic
function can be realized only (Fig. 4).
Unfortunately, the realization of inverter, which is the
basic element of the MOS logic circuits, is difficult using
the proposed structure. It requires the formation of a load
resistor RL , and it is possible for optical input signal
only, as shown in Fig. 5. The realized logic function is
Vout = Oin , ie, the gate inverts the input optical signal.
But, the formation of a load resistor requires additional
technological steps. However, an external load resistor can
also be applied, which is connected in series to the power
voltage. The load resistance should be much higher than
that of the open channel, but much lower, than that of
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Fig. 8. Transfer gate with three optical and two electrical inputs
and two electrical outputs
the closed channel. It is optimal, if the load resistance
equals the geometric mean value of resistances of open
and closed channel. As a resistance ratio between the open
and closed channel of 1 : 100 can be easily reached, the
deviation of output High and Low logic levels from their
nominal values is less or about 10%.
Controlled signal branching to more outputs can be
realized either. Two possible topologies of a transfer gate
with one optical input and two electrical outputs are
presented in Figs. 6 and 7. The O1 optical signal opens
the channel from the input to both outputs. The input
signal can be transferred to one or to the other output
separately as well, if two optical signals are used to open
the channels between Vin and Vout1 or Vin and Vout2 ,
respectively.
The topology of a transfer gate with three optical and
two electrical inputs and two electrical outputs is shown
in Fig. 8. The logic functions are as follows: Vout1 =
O1 ∗ O2 ∗ E1 ∗ Vin and Vout2 = O1 ∗ O3 ∗ E2 ∗ Vin . So,
the input signal can be transferred to one or to the other
output or to both of them.
Due to voltage drop on channel the number of optical
inputs connected in series is limited. The power voltage
value (which is usually used as logic high level) should be
higher, than the gate voltage, which is necessary to close
the channel. Its value depends on the number of optical
inputs connected in series.
In general, the logic high level can be recovered be-
tween two logic gates connected in series by inserting
two series inverters. The output of the second inverter
is the recovered right logic value of the output signal of
the preceding logic gate. But, unfortunately, this method
cannot be used in the proposed structures, as inverters
with electrical input cannot be realized in a reasonable
way. A main advantage of the proposed structures is their
realization by a simple technology. The realization of in-
verters with electrical input requires a more complicated
technology.
4 POSSIBLE APPLICATIONS
As the response time between the optical input sig-
nals and the electrical output signals is relatively long (it
depends on the generation/recombination rates), and the
minimum channel width is expected in µm range (a few
optical wavelengths of input signals), the proposed logic
devices and arrays can find application in such special
fields only, where the optical input signals are necessary
or advantageous in thin film or wide band gap semicon-
ductor circuits. Possible fields of application are the large
area thin film and/or organic electronics, eg, control cir-
cuits for solar cell arrays, where the operating speed and
device dimensions are not critical, but the price is very
important.
5 CONCLUSION
A new type of transfer logic gates with both electrical
and/or optical inputs and electrical outputs has been pro-
posed that can be realized by thin film technology. They
are based on a semiconductor active layer with high resis-
tivity grown on an isulating or semiinsulating substrate.
The active layer can acts as a conductive channel between
source and drain electrodes, similarly to thin film transis-
tors or photoresistors. The possible realization of different
logic functions has been demonstrated. The possible ap-
plication fields have been briefly discussed.
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